Clock domain

An FPGA design can use multiple clocks. Components inside an FPGA using the same clock form a "clock domain". Transferring data between clock domains, referred to as clock domain crossing (CDC), requires special attention.